A method to fabricate a parallel search architecture in the analog domain to improve inference accuracy, memory architecture, and speed.