Novel computational architecture designs to reduce the latency time to process large volumes of data utilizing the reconfiguration of memory and storage; streamlining read/write functions to include computational logic within the register file; and programmable schedule and memory utilization within a configurable load/store unit.

Published: 11/8/2024