A method to fabricate a parallel search architecture in the analog domain to improve inference accuracy, memory architecture, and speed.
A ferroelectric transistor memory device combines AlScN dielectric with a 2D semiconductor channel such as MoS2 for non-volatile memory compatible with CMOS back-end of line (BEOL) fabrication.